WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

(11) International Publication Number:

WO 95/26051

H01L 31/14, H01S 3/18, 3/085

A1

(43) International Publication Date: 28 September 1995 (28.09.95)

(21) International Application Number:

PCT/US95/03684

(22) International Filing Date:

24 March 1995 (24.03.95)

(81) Designated States: AU, CA, JP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT,

(30) Priority Data:

08/217,531

24 March 1994 (24.03.94)

US

Published


With international search report.


- (71) Applicant: PHOTONICS RESEARCH INCORPORATED [US/US]; Building A, 325 Interlocken Parkway, Broomfield, CO 80021 (US).
- (72) Inventors: SWIRHUN, Stanley, E.; 1471 Cassin Court, Boulder, CO 80303 (US). QUINN, William, E.; 7180 Four Rivers Road, Boulder, CO 80301 (US).
- (74) Agent: FISHER, Stanley, P.; Fisher & Associates, Suite 200, 1700 Diagonal Road, Alexandria, VA 22314 (US).


(54) Title: INTEGRATION OF LASER WITH PHOTODIODE FOR FEEDBACK CONTROL

(57) Abstract

Photodiodes are integrally formed with vertical cavity surface emitting lasers (VCSELs) and superluminescent light emitting diodes (SLEDs) for monitoring optical radiation intensities. In different embodiments, the photodiode (40, 45, 50) is epitaxially formed in a mirror (35) of a VCSEL, non-epitaxially formed on the top of the VCSEL, non-epitaxially formed on the side of a VCSEL, or formed on the substrate (200) on the side opposite the VCSEL. A lateral injection vertical cavity surface emitting laser is also disclosed for integration with a lateral PIN photodiode. A photodiode having the same epitaxial layers as a VCSEL is also integrally formed alongside of the VCSEL. Similar devices using SLEDs are also disclosed.







FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

· ·		and the second s		
Austria	GB	United Kingdom	MR	Mauritania
Australia	GE	Georgia	MW	Malawi
Barbados	GN	Guinea	NE	Niger
Belgium	GR	Greece		Netherlands
Burkina Faso	HU	Hungary		Norway
Bulgaria	IE	Ireland		New Zealand
Benin	IT	Italy		Dolond
Brazil	JР	•		Portugal
Belarus		•		Romania
Canada		•		Russian Federation
				Sudan
				Sweden
	KR			Slovenia
				Slovakia
				Senegal
				Chad
				Togo
				Tajikistan
-			_	•
				Trinidad and Tobago Ukraine
		_		United States of America
				Uzbekistan
	MAIN	1.1011Entra	. • •	Vict Nam
	Australia Barbados Belgium Burkana Faso Bulgana Benin Brazil	Australia GE Barbados GN Belgium GR Burkina Faso HU Bulgarla IE Beain IT Brazil JP Belarus KE Canada KG Central African Republic KP Congo Switzerland KR Côte d'Ivoire KZ Cameroon LI China LK Czechoslovakia LU Czech Republic LV Germany MC Demmark MD Spain MG Finland ML France MN	Australia GE Georgia Barbados GN Guinea Belgium GR Greece Burkina Faso HU Hungary Bulgarla IE Ireland Benin IT Italy Brazil JP Japan Belarus KE Kenya Canada KG Kyrgystan Central African Republic KP Democratic People's Republic of Korea Switzerland KR Republic of Korea Côte d'Ivoire KZ Kazakhstan Cameroon LI Liechtenstein China LK Sri Lanka Czechoslovakia LU Luxembourg Czech Republic LV Larvia Germany MC Monaco Demark MD Republic of Moldova Spain MG Madagascar Finland ML Mali France MN Mongolia	Australia GE Georgia MW Barbados GN Guinea NE Belgium GR Greece NL Burkina Faso HU Hungary NO Bulgarla IE Ireland NZ Benin IT haly PL Brazil JP Japan PT Belarus KE Kenya RO Canada KG Kyngystan RU Central African Republic KP Democratic People's Republic SD Congo of Korea SE Switzerland KR Republic of Korea SI Côte d'Ivoire KZ Kazakhstan SK Cameroon LI Llechtenstein SN China LK Sri Lanka TD Czechoslovakia LU Luxembourg TG Czech Republic LV Larvia TJ Germany MC Monaco TT Demark MD Republic of Moldova UA Spain MG Madagascar US Finland ML Mali UZ France MN Mongolia

INTEGRATION OF LASER WITH PHOTODIODE FOR FEEDBACK CONTROL

FIELD OF THE INVENTION

This application relates to the integration of surface light emitting devices with photodetectors and, in particular, to monolithic integration of superluminescent light emitting diodes (SLEDs) or vertical cavity surface emitting lasers (VCSELs) with photodetectors for feedback control of the radiation intensity of the SLEDs or VCSELs.

BACKGROUND OF THE INVENTION

Semiconductor lasers are widely used in applications such as optical communications and 15 compact disk players, etc. In those applications, the optical intensity of the lasers is usually monitored for any intensity variation due to changing of the environment (e.g. temperature), heat generated by the 20 laser circuitry, long-term drift of the laser properties, or drift of the properties of the circuitry that drives the laser. Generally, for conventional edge-emitting lasers, the intensity of the laser is monitored by a separate photodetector installed in the vicinity of the laser. 25 photodetector receives a small portion of the total optical radiation emitted from the laser and generates a feedback signal that corresponds to the intensity of the emitted radiation. This feedback signal is then provided to a feedback circuit that sends a control signal to the circuit that provides current to the laser. Accordingly, any drift of the laser intensity is detected and compensated by adjusting the current applied to the laser. In digital applications wherein the laser is modulated by a series of current pulses, the photodetector is also used to verify the output

optical pulses against the input of the electrical pulses.

A new class of semiconductor lasers,

vertical cavity surface emitting lasers (VCSELs), has
been developed. Unlike conventional edge emitting
lasers that emit light in a direction parallel to the
semiconductor substrates where the lasers are formed,
a VCSEL has an optical cavity perpendicular to the
substrate and emits optical radiation in a direction
perpendicular to the substrate. Because of this
structure, a VCSEL is more readily integrated with a
photodiode than a conventional edge emitting laser.

In an article "Monolithic Integration of Photodetector with Vertical Cavity Surface Emitting 15 Laser," Electronic Letters, Vol. 27, No. 18, pp.1630-1632 (1991), Hasnain et al. disclose an integrated device comprising a VCSEL and a PIN photodiode. this device, the VCSEL is epitaxially formed on a semiconductor substrate and the PIN photodiode is 20 epitaxially formed on the VCSEL. When operating, the VCSEL emits optical radiation which traverses the PIN photodiode. Accordingly, the photodiode absorbs a small portion of the optical radiation and generates a photocurrent which corresponds to the intensity of the radiation. However, in this device, the PIN photodiode undesirable reflects and absorbs a portion of the light emitted from the VCSEL, which compromises the optical efficiency of the VCSEL.

It is therefore an object of the present invention to develop an integrated optoelectronic device comprising a VCSEL and a photodiode without compromising the optical efficiency of the VCSEL.

Certain semiconductor diodes known as superluminescent light emitting diodes (SLEDs) also emit radiation in a direction perpendicular to the

plane of the p-n junction. These SLEDs have a construction that is similar to that of a VCSEL except that one of the mirrors either is absent or has reduced reflectance such that the threshold conditions for lasing cannot be achieved.

It is yet another object of the invention to monolithically integrate SLEDs with photodiodes in various structures.

10

SUMMARY OF THE INVENTION

In one embodiment of the invention, an integrated optoelectronic device comprises a vertical cavity surface emitting laser (VCSEL) and a photodiode. The VCSEL comprises first and second 15 mirrors forming therebetween an optical cavity perpendicular to a substrate where the VCSEL is formed, and an active region disposed between the The photodiode is formed within the second mirrors. mirror. Advantageously, the photodiode comprises a 20 plurality of semiconductor layers which also form a portion of the second mirror. Therefore, the photodiode is integrated with the VCSEL without introducing any undesirable optical perturbation from the photodiode. The photodiode comprises materials 25 having an energy bandgap equal to or smaller than the energy bandgap corresponding to the optical radiation, so that the photodiode intercepts and absorbs at least a portion of the optical radiation and generates a corresponding electrical signal. 30

Preferably, the second mirror is an epitaxially formed semiconductor distributed Bragg reflector (DBR) comprising a plurality of alternating semiconductor layers having high and low indices of refraction, with each layer having a thickness of $\lambda/4n$ where λ is the wavelength of the optical radiation

emitted from the laser and n is the index of refraction of the layer. The photodiode is a PIN photodiode that comprises an undoped region interposed between a p-type region and an n-type region. Accordingly, each of the regions that form the PIN photodiode includes at least one of the layers that forms the second mirror.

In another embodiment of the invention, an 10 integrated optoelectronic device comprises a substrate, a surface light emitting device formed on the substrate, the device emitting optical radiation having a wavelength, λ , and a photodiode nonepitaxially formed on the surface emitting device. The surface light emitting device may be a SLED or a VCSEL. In the case of a VCSEL, the VCSEL comprises first and second mirrors which form therebetween a vertical optical cavity, and an active region disposed between the mirrors. The photodiode is nonepitaxially formed over the second mirror of the 20 VCSEL. The second mirror of the laser can be a semiconductor DBR or a dielectric DBR. Preferably, the photodiode is a polysilicon PN photodiode comprising a p-type polysilicon layer formed over an n-type polysilicon layer. The photodiode receives optical radiation emitted from the VCSEL and generates a signal which corresponds to the intensity of the radiation. In the case of a SLED, the structure of the device is the same except that one of the mirrors either is absent or has reduced reflectance. 30

In another embodiment, an integrated optoelectronic device comprises a VCSEL formed on a first surface of a substrate and a photodiode non-epitaxially formed on a second surface of the substrate. The photodiode is substantially vertically

30

aligned to the VCSEL for receiving optical radiation emitted from the laser.

In another embodiment, an integrated optoelectronic device comprises a semiconductor substrate, a surface light emitting device having a light-generating region formed on the substrate, at least the light-generating region forming a mesa having a substantially vertical outer surface, and a photodiode formed over the vertical outer surface of the mesa. The surface light emitting device emits a first optical radiation substantially orthogonal to the substrate, and a second optical radiation substantially parallel to the substrate. The photodiode receives the second optical radiation and generates a corresponding electrical signal.

The surface light emitting device may be a SLED or a VCSEL. When the surface light emitting device is a VCSEL, it is formed on a substrate and a photodiode non-epitaxially formed on the side of the Specifically, the VCSEL includes first and second mirrors that form a vertical optical cavity, and an active region disposed between the mirrors. mesa that includes at least the second mirror and the active region is formed. The mesa has a sidewall which has a vertical outer surface. Accordingly, the photodiode is formed on at least a portion of the outer surface of the mesa. The photodiode receives lateral optical radiation from the active region of the VCSEL and generates a corresponding feedback signal. In the case of a SLED, the structure of the device is the same except that one of the mirrors either is absent or has reduce reflectance.

In another embodiment, an integrated

optoelectronic device comprises a VCSEL epitaxially
formed on a first surface of a substrate and an

implanted photodiode formed within the substrate and at a second surface of the substrate. The implanted photodiode is vertically aligned with the VCSEL and receives optical radiation emitted from the laser. Preferably, the implanted photodiode is a PN photodiode comprising an implanted p-type region formed in an n-type substrate.

In another embodiment, an integrated 10 optoelectronic device comprises a lateral injection VCSEL and a lateral PIN photodiode. The lateral injection VCSEL comprises first and second mirrors and an active region disposed between the mirrors. Additionally, the laser further contains a first implantation region having a first conductivity type and a second implantation having a second conductivity type. Both the first and second implanted regions are formed at the periphery of the active region for applying a current to the active region. The device further includes a third implantation region having a first conductivity type formed at the periphery of the active region; and the first, second, and third implantation regions do not overlap each other. Accordingly, the third implantation region, active region, and second implantation region together form a PIN photodiode, whereby a voltage between the second and third implantation regions indicates the intensity of the optical radiation emitted from the laser.

Alternatively, in addition to the first,
second, and third implantation regions, a fourth
implantation region having a second conductivity type
is formed at the periphery of the active region.
Accordingly, the first and second implantation regions
are utilized to inject current into the active region,
whereas the third and fourth implantation regions and
the active regions form the PIN photodiode.

Finally, in another embodiment, and integrated optoelectronic device comprises a substrate having a first conductivity type, a first mirror having a first conductivity type formed on the substrate, a first undoped spacer formed on the first mirror, an active region formed on the first spacer, a second undoped spacer formed on the active region, and a second mirror having a second conductivity type 10 formed on the second spacer. The device further includes an implanted isolation region formed within at least the second mirror, the spacers and the active region. The implanted isolation region extends vertically from the second mirror to the first mirror, thereby dividing the second mirror, active region, and 15 spacers into two portions, a first portion which is a VCSEL, and a second portion which is a PIN photodiode. The PIN photodiode receives a laterally emitted optical radiation from the active region of the laser and generates a corresponding signal. 20 The isolation region separates the laser and the PIN photodiode so that a voltage applied to the photodicde does not affect the laser.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features, objects, and advantages of the present invention will become more apparent from the detailed description in conjunction with the appended drawings in which:

Fig. 1a depicts a cross-sectional view of a VCSEL integrated with a PIN photodiode epitaxially formed in a mirror of the VCSEL;

Fig. 1b illustrates, in more detail, a portion of the PIN photodiode of Fig. 1a;

Fig. 1c depicts an alternative embodiment of the VCSEL of Fig. 1a.

Fig. 2a shows an equivalent circuit diagram of the integrated optoelectronic device of Fig. 1a;

Fig. 2b illustrates an exemplary circuit configuration utilizing the device shown in Fig. 1a;

Fig. 2c is a circuit diagram of feedback control of the laser intensity using the device shown in Fig. 1a;

Fig. 3a illustrates a cross-section of a 10 VCSEL integrated with an epitaxially formed PN photodicde;

Fig. 3b is a more detailed illustration of a portion of the PN photodiode shown in Fig. 3a;

Fig. 4 depicts a cross-section of a VCSEL integrated with a non-epitaxially formed PN photodiode;

Fig. 5 illustrates a cross-section of a VCSEL integrated with a non-epitaxially formed PN photodiode formed on a back surface of a substrate;

20 Fig. 6 depicts a cross-section of a VCSEL integrated with a PN photodiode non-epitaxially formed on the side of a mesa of the VCSEL;

Figs. 7a and 7b illustrate cross-sectional and top views of an alternative embodiment of the device shown in Fig. 6;

Fig. 8 illustratively shows a cross-section of a VCSEL integrally formed with an implanted PN photodiode;

Figs. 9a-9c depict a cross-sectional view, a top view, and an equivalent circuit diagram, respectively, of a lateral injection VCSEL integrated with a lateral PIN photodiode;

Fig. 9d depicts a top view of an alternative embodiment of the device shown in Fig. 9a;

Fig. 9e depicts a top view of another alternative embodiment of the device shown in Fig. 9a;

30

35

Fig. 9f is a schematic circuit diagram for operating the device shown in Fig. 9e;

Fig. 9g shows an equivalent circuit diagram of another possible circuit configuration using the device shown in Fig. 9e;

Fig. 10a illustrates a top view of a VCSEL integrated with a PIN photodiode formed alongside of the VCSEL;

Fig. 10b illustrates a cross-section of the VCSEL shown in Fig. 10a;

Fig. 10c depicts a cross-sections of the VCSEL and the PIN photodiode shown in Fig. 10a; and Fig. 10d is an equivalent circuit diagram of the device shown in Fig. 10a.

DETAILED DESCRIPTION

In accordance with the invention, an optoelectronic device is disclosed comprising a vertical cavity surface emitting laser (VCSEL) or a superluminescent light emitting diode (SLED) and a photodiode which is integrally formed with the VCSEL or SLED. When in operation, the VCSEL or SLED emits optical radiation, and the photodiode intercepts the radiation and generates a feedback signal that corresponds to the intensity of the radiation.

In one embodiment, an integrated optoelectronic device comprises a VCSEL formed on a substrate and a photodiode formed in a mirror of the laser. The mirror is a semiconductor DBR comprising epitaxially formed layers having alternating high and low indices of refraction. Advantageously, the photodiode is at least a portion of the mirror and is an integral part of the VCSEL. As a result, the device of the present invention offers improved optical efficiency as compared with prior art devices.

30

The photodiode is a PIN photodiode or a PN photodiode. The photodiode comprises semiconductor materials having a smaller bandgap than the effective bandgap of an active region of the VCSEL for absorbing the emitted light.

Fig. 1a illustrates a cross-sectional view of a preferred embodiment of the device. It comprises an n-type first mirror 15, a first spacer 20, an active region 25 comprising AlGaAs/GaAs quantum wells, a second spacer 30, and a second mirror 35 formed on one side of an n-type GaAs substrate 10. Alternatively, the active region comprises InGaAs/GaAs quantum wells.

portion 34, and a contact portion 33. Preferably, contact portion 33 is doped to have a p-type conductivity to provide an ohmic contact with contact 32. Contact 5 for the substrate is formed on the other side of the substrate.

Illustratively, lower mirror 15 is an n-doped semiconductor DBR comprising 20-30 periods of AlAs/AlGaAs layers. Each of these AlAs and AlGaAs layers has a thickness of $\lambda/(4n)$ where λ is referred hereinafter as the wavelength of the emitted optical radiation in free space and n is the index of refraction of the layer.

Second mirror 35 is also a semiconductor DBR comprising alternating semiconductor layers of high and low indices of refraction. The layers that form the second mirror are doped so that they form the PIN photodiode.

Specifically, as shown in Fig. 1b, second mirror comprises three portions; a lower p-type portion 40, an undoped layer 45, and an upper n-type portion 50. Lower portion 40 comprises p-doped

35

alternating layers of AlAs and AlGaAs, each layer having a thickness of $\lambda/(4n)$. Layer 45 is an undoped GaAs layer having a thickness of $\lambda/(4n)$. Portion 50 comprises n-doped alternating layers of AlAs and AlGaAs, each layer having a thickness of $\lambda/(4n)$. Thus, portions 40, 45, and 50 form a PIN diode. GaAs layer 45 in the PIN photodiode has a smaller bandgap than the effective bandgap of the active region for absorbing a portion of radiation emitted from the laser. Alternatively, if the active region comprises InGaAs/GaAs quantum wells, layer 45 is an InGaAs layer having an effective bandgap no greater than that of the active region for absorbing the optical radiation. Illustratively, optical radiation 60 is emitted 15 through the second mirror and the PIN photodiode absorbs a small portion of the radiation.

In Fig. 1b, the undoped portion of the PIN photodiode is a single layer having a thickness of $\lambda/(4n)$. Alternatively, this undoped portion can consist of more than one layer, each layer having a thickness of $\lambda/(4n)$.

Fig. 2a depicts an equivalent circuit diagram of the device shown in Fig. 1a. In Fig. 2a, a VCSEL 70 is serially connected with PIN photodicde 80. The VCSEL and photodiode anodes are common.

Fig. 2b depicts one of the possible configurations for utilizing the PIN photodiode to detect the radiation emitted from the VCSEL. 30 configuration, contact 32 is grounded. A positive voltage V_L is applied between contacts 32 and 5 to generate current I_L which causes VCSEL 70 to radiate. PIN diode 80 is reversed biased by applying a positive voltage V, between contacts 55 and 32. The light emitted from the VCSEL generates a photocurrent I, which corresponds to the intensity of the emitted

radiation. This photocurrent can be utilized as a signal for feedback control of the VCSEL intensity or as an indicator of the VCSEL intensity.

Fig. 2c illustrates a schematic diagram of a circuit for using the PIN photodiode for feedback control of the VCSEL intensity. As shown in this figure, photocurrent I_p is sent to a feedback circuit 85 which generates a signal 90 that corresponds to photocurrent I_p. Signal 90 is then sent to a laser controller 95. The laser controller then adjusts a laser driving current I_L in response to feedback signal 90 so as to maintain a constant magnitude of VCSEL intensity.

Instead of photocurrent, a photovoltage generated from the photodiode can also be utilized as the feedback signal that relates to the intensity of the radiation. Additionally, instead of grounding contact 32, contacts 5 and/or 55 may be grounded.

The integrated optoelectronic device as 20 shown in Fig. 1a is fabricated similarly to conventional VCSELs. All semiconductor layers, including layers for the first and second mirrors, the first and second spacers, and the active region, are epitaxially formed on a semiconductor substrate. Typically, Molecular Beam Epitaxy (MBE) or Metal Organic Chemical Vapor Deposition (MOCVD) technology is employed to epitaxially form these layers. Subsequently, the mesa portion of the second mirror is defined by etching the portion of the layers in region that surrounds the mesa. Contact 5 for contacting ndoped substrate 10 and contact 32 for contacting pdoped mirror portion 33 are also formed; and a ringshaped contact 55 is formed on top of second mirror 35 35 to contact upper portion 50 of the PIN photodiode.

Note that contacts 5 and 55 are contacts for n-doped

35

semiconductor material, whereas contact 32 is a contact for p-type semiconductor material.

Various other device structures or materials that are typically utilized in conventional VCSELs can also be incorporated in this device. For example, portions 50 and 40 of the second mirror can be formed by depositing alternating layers of Al_(1-x)Ga_xAs and Al_(1-x)Ga_yAs where x and y are different values; or an annular p-type implanted region can be formed in the second spacer under contact 32 for reducing the contact resistance.

Alternatively, as illustrated in Fig. 1c, instead of removing portions of the layers of the second mirror to form the mesa structure, the planar 15 structure formed by deposition of the layers of the VCSEL can be left in place and an annular implantation region 36 can be formed in the planar structure. Implantation region 36 should have a p-type conductivity type and extend vertically downward at 20 least to the layer in p-type portion 40 of mirror 35. In this structure, contact 32 is formed on the surface of the implantation region and therefore is co-planar with contact 55. Preferably, the implantation region should extend to second spacer 30 to reduce serial 25 resistance of the laser.

In another embodiment of the invention, a PN photodiode is formed in a mirror of a VCSEL. The cross-section of a preferred embodiment of this integrated optoelectronic device is illustrated in Fig. 3a. Since this device is very similar to the above described device wherein the detector is a PIN photodiode, like elements are designated with the same number in Figs. 3a and 3b for convenience.

As shown in Fig. 3a, second mirror 35 comprises two portions, a p-type portion 40 and an n-

type portion 50 that is formed on the p-type portion. In order to absorb a portion of the emitted radiation, at least one of the layers at the interface of portions 40 and 50 should be a semiconductor layer having a bandgap equal or smaller than the effective bandgap of the active region. As illustrated in Fig. 3b, the two layers adjacent to the interface between p-type portion 40 and n-type portion 50 are a p-type AlAs layer and an n-type GaAs layer. These two layers form a PN junction.

Illustratively, portion 40 comprises alternating p-type layers of AlAs and AlGaAs, and portion 50 comprises an n-type GaAs layer formed on portion 40 and alternating n-type layers of AlAs and AlGaAs formed on the GaAs layer.

The rest of the embodiment of Fig. 3a is the same as the embodiment shown in Fig. 1a and is not described here.

In another embodiment of the invention, an integrated optoelectronic device comprises a surface light emitting device such as a SLED or a VCSEL and a photodiode non-epitaxially formed on the surface light emitting device. This non-epitaxially formed

25 photodiode intercepts optical radiation emitted from the device and produces a feedback signal that corresponds to the intensity of the radiation.

Fig. 4 illustrates a preferred embodiment wherein the surface light emitting device is a VCSEL.

30 The device comprises an n-type GaAs substrate 100, a first mirror 105 formed on the substrate, a first spacer 110, an active region 115 formed on the first spacer, a second spacer 125 formed on the active region, a first portion of a second mirror 130, a

35 second portion of the second mirror 140, a polysilicon PN photodiode 158, and a protection layer 165 formed

15

on the PN photodiode. This device further includes an implanted annular current confinement region 132, an annular p-contact 135, contacts 145 and 160 for contacting the photodiode, and contact 95 for contacting the n-doped substrate.

Illustratively, first mirror 105 is a semiconductor DBR comprising 20-30 periods of AlAs/AlGaAs layers. Each of the AlAs or AlGaAs layers has a thickness of $\lambda/(4n)$. In addition, the first mirror is doped to have n-type conductivity.

Active region 115 comprises at least one GaAs quantum well. Preferably, the two spacers 110, 125 surrounding the active region are undoped or low doped.

The first portion of the second mirror 130 is a p-type semiconductor DBR. Since the first portion is mainly used to provide ohmic contact with p-type contact 135, it typically contains only a few layers. Preferably, the first portion comprises 20 approximately one to three periods of AlAs/AlGaAs layers, each AlAs or AlGaAs layer being $\lambda/(4n)$ thick. In addition, this first portion is doped to have ptype conductivity to assure ohmic contact with contact 135. Advantageously, since this first portion only 25 contains a few layers, it is doped with p-dopant to a very high doping density (e.g., $10^{18}-10^{20}/\text{cm}^3$) without significantly compromising the optical characteristics of the VCSEL.

The second portion of the second mirror is a dielectric DBR comprising alternating layers of SiO_2 and Si_3N_4 , each of the layers having a thickness of $\lambda/(4n)$. Thus, the first and second portions of the second mirror form the second mirror of the VCSEL.

35 Accordingly, the first and second mirrors form

therebetween a vertical optical cavity.

Current confinement region 132 is an annular region peripherally formed around the active region, the second spacer, the first portion of the second mirror, and a part of the first spacer. It is formed by implanting conductivity reducing ions such as Argon (Ar) or Helium (He). Consequently, this region exhibits high resistivity compared with its neighboring regions.

portion 130. Illustratively, it comprises gold-beryllium (AuBe) or gold-zinc (AuZn) alloys. The substrate contact 95 is formed to make ohmic contact to the n-type GaAs substrate and illustratively comprises gold-germanium alloy (AuGe).

Polysilicon photodiode 158 is formed on the second mirror. It comprises a p-type polysilicon layer 150, and a n-type polysilicon layer 155 formed on the p-type layer. Two peripheral contacts are formed to contact the two polysilicon layers. Illustratively, contact 160 is peripherally formed on the n-doped layer for contacting the n-type polysilicon layer 155, and contact 145 is peripherally formed under the p-doped layer for contacting the p-doped layer 150. Preferably, both contacts 145 and 160 are titanium silicide. Protection layer 165 is a siO2 layer formed on the photodiode.

The fabrication of this device begins with sequentially growing the layers that form the first mirror, the first spacer, the active region, the second spacer, and the first portion of the second mirror. Next, the current confinement region is formed by performing an annular implantation of Argon or Helium. The implanted region is damaged by the implantation so it has a substantially higher resistivity than the non-implanted regions.

20

Therefore, current applied between contacts 135 and 95 is substantially confined to the active region. After the implantation process, contact 135 is formed by depositing a layer of gold-beryllium alloy and removing portions of the layer to define the shape of contact 135.

Subsequently, the second portion of the second mirror is formed by depositing alternating layers of Si₃N₄ and SiO₂. The deposition of Si₃N₄ and SiO₂ layer is well-known and is accomplished through techniques such as sputtering or chemical vapor deposition (CVD).

Following the formation of the second mirror, a layer of titanium (Ti) is uniformly 15 deposited onto the second mirror and etched to form contact 145. Next, the polysilicon PN diode is formed by first depositing p-doped polysilicon layer 150 and then n-doped polysilicon layer 155. Layers 150 and 155 form a PN junction.

Subsequently, contact 160 is formed by depositing another layer of titanium (Ti) and etching. Then, protective layer 165 is formed by depositing a layer of SiO2. Etching is subsequently performed to expose portions of contacts 160 and 145 so that they can be contacted by bonding wire 170 and 148.

The structure is subsequently annealed so that contacts 145 and 160 titanium react with the polysilicon layers to form titanium-silicide. 30 titanium silicide layers form low-resistance ohmic contacts with layers 150 and 155, respectively. Typically, the annealing temperature is between 400 to 500C° and the annealing time is about 30 minutes. thickness of Ti layers 145 and 160 should be 35 judiciously chosen so that they only form silicide within the layer they intend to contact.

formation of a silicide contact to a polysilicon layer is a well-developed technique in silicon semiconductor technology and therefore is not discussed in detail here.

Finally, contact 95 on n-type GaAs is formed by depositing a layer of Ni and AuGe on substrate 100 and annealing.

In this device, when an electrical current is applied between contacts 135 and 95, optical radiation 175 is emitted from the laser. If the applied current exceeds the threshold current of the laser, coherent optical radiation 175 is generated. Optical radiation 175 traverses polysilicon PN photodiode 158 which is reverse biased. Since the bandgap of polysilicon is smaller than the effective bandgap of the active region, a portion of the emitted radiation is absorbed by the polysilicon PN photodiode. Consequently, the PN photodiode produces a photocurrent that corresponds to the intensity of emitted radiation. Such current can be utilized as a feedback signal for controlling the intensity of radiation 175.

An alternative way to contact polysilicon
layer 150 is to form contact 145 peripherally on layer
150, instead of forming it under layer 150. The
process to fabricate such structure includes forming
polysilicon layers 150 and 155 onto the second mirror
prior to forming contact 145. Subsequently, layer 155
is peripherally etched to expose a portion of layer
150. Contact 145 is then formed on this exposed area
of layer 150.

In another embodiment, as shown in Fig. 5, an integrated optoelectronic device comprises a VCSEL formed on a first surface of a substrate and a PN photodiode 188 non-epitaxially formed on a second

surface of the substrate. Additionally, the PN photodiode is vertically aligned with the VCSEL. Thus, the PN photodiode intercepts optical radiation 203 emitted from the VCSEL and produces a current or voltage which corresponds to the intensity of radiation 230. Such current or voltage can be used as a feedback signal for controlling the intensity of radiation 230.

Illustratively, the VCSEL comprises a first mirror 205 formed on a first surface 201 of substrate 200, a first spacer 210 formed on the first mirror, an active region 215 formed on the first spacer, a second spacer 220 formed on the active region, and a second mirror 225 formed on the second spacer. An isolation layer 195 is formed on second surface 199 of the substrate. The PN photodiode comprises a p-type polysilicon layer 190 non-epitaxially formed on the isolation layer, and a n-type polysilicon layer 185 non-epitaxially formed on the p-type polysilicon layer. Preferably, a protective SiO₂ layer 180 is formed on the n-type polysilicon layer.

In the VCSEL, first mirror 205 and second mirror 225 form therebetween a vertical optical cavity. First mirror 205 is partially transmissive to 25 allow radiation 203 to reach the photodiode. Preferably, to reduce absorption due to the substrate, radiation 203 has a wavelength corresponding to an energy bandgap that is not greater than that of the substrate. This can be achieved by forming the active 30 region so that it has an effective energy bandgap that is not greater than that of the substrate. Alternatively, the substrate can be thinned to minimize absorption effects. Preferably, radiation 203 is only a portion of the total optical radiation 35 emitted from the laser; for example, it is

20

25

35

approximately 10% of the total radiation, whereas radiation 230 is about 90% of the total radiation.

First mirror 205 is a semiconductor DBR comprising a plurality of alternating layers of AlGaAs and AlAs, each of AlGaAs or AlAs having a thickness of $\lambda/(4n)$. The number of periods of AlGaAs/AlAs layers and the lasing wavelength are judiciously chosen so that about 10% of total radiation transmits through the mirror 205.

Preferably, active region 215 comprises one or more InGaAs quantum wells and has an effective bandgap smaller than that of GaAs substrate 200. As result, radiation 203 goes through the substrate and reaches the photodicde without suffering significant attenuation in the substrate.

In the case when the active region comprises one or more GaAs/AlGaAs quantum wells, GaAs substrate 200 may be required to have a thickness of less than $100\mu m$. This reduces the absorption of radiation 203 in the substrate, so radiation 203 has the desired intensity when it reaches the photodlode.

The active region is laterally defined by an annular implanted current confinement region 217 which has substantially higher resistivity than the active region. The current confinement region includes peripheral portions of spacers 210 and 220.

Second mirror 225 comprises two portions, a first portion 221 and a second portion 222. First portion 221 is a semiconductor DBR comprising one or more periods of AlGaAs/AlAs layers, each of the AlGaAs or AlAs layer having a thickness of $\lambda/4n$. Additionally, the first portion of the second mirror is doped with p-type dopants to provide an ohmic contact with contact 223.

20

30

Second portion of the second mirror 222 is a dielectric DBR, or a semiconductor DBR. Preferably, portion 222 is a dielectric Bragg reflector comprising a plurality of alternating layers of Si3N4 and SiO2, each of the Si₃N₄ or SiO₂ layer having a thickness of $\lambda/4n$.

As illustrated, contacts 198, 189, and 182 are formed to provide electrical contact to the substrate and the photodiode, respectively.

To fabricate this device, epitaxial layers forming the first mirror, the spacers, the active region and the first portion of the second mirror are first grown on the first surface of the GaAs substrate. Subsequently, current confinement region 217 is formed by an annular implantation of Ar ions. Next, the second portion of the second mirror is constructed by depositing a series of alternating layers of SiO2 and Si3N4 onto the first portion of the second mirror. The deposition is conventionally accomplished by sputtering or other techniques.

Next, isolation layer 195 is formed by depositing a layer of SiO2 onto the back surface of the substrate. The polysilicon PN photodiode is then 25 constructed by depositing first a p-type polysilicon layer and then a n-type polysilicon layer. polysilicon layers are formed by conventional Low Pressure Chemical Vapor Deposition (LPCVD) or evaporation. Subsequently, a SiO2 protection layer is formed on the exposed polysilicon layer.

Next, mesa etching is performed to define the second portion of the second mirror and to expose an annular area of the first portion of the second mirror for formation of contact 223. Similarly, 35 etching is also performed to expose peripheral areas of the substrate, the p-type polysilicon layer, and

the n-type polysilicon layer. Finally, contacts for the laser and the polysilicon PN photodiode are formed on those exposed areas.

In the preferred embodiment, the polysilicon photodiode is vertically aligned to the active region to receive maximum optical radiation emitted toward the photodiode.

In another embodiment, an integrated optoelectronic device comprises a surface light 10 emitting device having a mesa, and a photodiode formed on the sidewall of the mesa. The surface light emitting device may be a SLED or a VCSEL. photodiode intercepts optical radiation laterally emitted from the surface light emitting device through 15 the sidewall and provides a feedback signal that corresponds to the intensity of total radiation.

As illustrated in Fig. 6, the preferred embodiment of such integrated optoelectronic device 20 comprises a VCSEL 310 having a mesa 312 and a polysilicon photodiode formed on a sidewall 313 of the mesa. More specifically, the VCSEL comprises a substrate 300, a first mirror 305, a first spacer 315, an active region 320, a second spacer 325, and a second mirror 330. Additionally, the VCSEL further 25 includes a peripheral contact 365 formed on the second mirror and a substrate contact 355. An annular current confinement region 335 is formed to confine current applied to the VCSEL to the central portion of the VCSEL.

When a current is applied to the VCSEL through contacts 355 and 365, optical radiation is emitted from the VCSEL. Preferably, most of the radiation is emitted through the second mirror. Such radiation is designated as 370 in the Figure. However, a small portion of the total radiation is

WO 95/26051 PCT/US95/03684

- 23 -

laterally emitted through the side wall of the mesa. This portion of radiation is designated as 385 in the Figure. Advantageously, photodiode 360 intercepts radiation 385 and generates a feedback signal that relates to the intensity of radiation 370.

preferably, the photodiode is a polysilicon photodiode non-epitaxially formed on the sidewall. To make electrical contacts to the photodiode, a portion of the photodiode is formed on an annular horizontal surface 306 that surrounds the mesa.

Illustratively, the photodiode comprises a SiO2 isolation layer 340, a p-type polysilicon layer 345, and an n-type polysilicon layer 350. These
15 layers extend vertically on the sidewall to surface 306 where they then extend laterally on the horizontal surface. Contact 375 for contacting the n-type polysilicon layer and contact 380 for contacting the p-type polysilicon layer are formed on the horizontal portions of the layers.

first constructing the VCSEL and then forming the polysilicon photodiode. The fabrication of the VCSEL is well known and is similar to what have been described before, and therefore is not discussed in detail here. After forming VCSEL 310 with a mesa 312 and an exposed annular surface 306, a SiO₂ isolation layer is formed by either sputtering or by CVD. Next, p-type and n-type polysilicon layers are deposited and etched to form the structure depicted in Fig. 6.

Note that the embodiment shown in Fig. 6 illustrates the PN photodiode formed on a portion of the sidewall. Alternatively, as illustrated in Figs. 7a and 7b, a ring-shaped PN photodiode is formed to substantially cover the entire sidewall.

35

Illustratively, Figs. 7a and 7b show the crosssectional and top views of this embodiment.

In another embodiment of the invention, an integrated optoelectronic device comprises a VCSEL formed on a first surface of a substrate, and an implanted photodiode formed at a second surface and within the substrate. The implanted photodiode intercepts optical radiation emitted from the laser and produces a feedback signal that corresponds to the intensity of the laser radiation.

Specifically, as illustrated in Fig. 8, the preferred embodiment of this device comprises a VCSEL 408 formed on a first surface 401 of a substrate 400, and an implanted PN photodiode 402 formed at a second 15 surface 403 of the substrate. Preferably, the substrate is an n-type GaAs substrate doped to have a doping density of approximate $10^{18}/\text{cm}^3$. The VCSEL comprises a first mirror 405 formed on surface 401, a 20 first spacer 410, an active region 415, a second spacer 425, and second mirror 430. The VCSEL further includes a current confinement region 420, an upper contact 440, and a substrate contact 465. Upon applying electrical current between contacts 440 and 465, optical radiation 435 radiates through the second mirror of the VCSEL. Additionally, optical radiation 455 is emitted from the VCSEL toward the implanted photodiode.

Illustratively, first mirror 405 is a
semiconductor DBR comprising a plurality of
alternating layers of AlGaAs and AlAs, each layer
having a thickness of λ/4n. Preferably, mirror 405 is
partially transmissive so that about 10% of the
emitted optical radiation is emitted toward the
photodiode. The transmissivity of the first mirror
can be changed by adjusting the number of layers of

10

15

20

25

30

35

AlGaAs and AlAs that form the first mirror. To facilitate current injection to the active region, the first mirror is doped to have n-type conductivity.

Active region 415 comprises at least one InGaAs quantum well. Since InGaAs quantum wells have an effective bandgap less than the bandgap of GaAs, radiation 455 does not suffer significant absorption in the substrate.

Second mirror 430 is a semiconductor DBR comprising a plurality of alternating AlGaAs and AlAs layers, each layer having a thickness of $\lambda/4n$. The mirror is made to be more transmissive than the first mirror so that about 90% of total optical radiation is emitted through the second mirror.

PN photodiode 402 comprises a p-type implanted region 450 formed in the n-type GaAs substrate. The implanted p-type region forms with the n-type GaAs substrate a pn junction which intercepts radiation 455. In addition, contact 460 is formed to contact the p-type implanted region and contact 465 is formed to contact the substrate. When operating, a reverse bias voltage is applied to the pn junction through contacts 460 and 465, which produces a current that corresponds to the intensity of radiation 455.

The fabrication of the VCSEL will be apparent to those skilled in the art, and therefore, is not discussed in detail here. The PN photodiode is formed by ion implantation of p-type conductivity dopant into the n-type substrate. One way to fabricate this device is to first perform ion implantation on the back surface to form the PN photodiode, then to form epitaxial layers for the VCSEL on the front surface of the substrate. A thermal annealing process is usually employed after the implantation to activate the implanted dopants.

Alternatively, epitaxial layers for the VCSEL are first grown on the first surface of the substrate, followed by the ion implantation that forms the PN photodiode.

For best signal to noise ratios, the p-type implantation region has a diameter greater than the active region, and is vertically aligned with the active region.

In another embodiment of the invention, an optoelectronic device comprises a lateral injection VCSEL integrally formed with a lateral PIN photodiode. This device includes three implanted regions formed at the periphery of an active region of the laser. The three implanted regions are first and third implanted regions having a first conductivity type, and a second implanted region having a second conductivity type.

The first and third implanted regions facilitate applying current to the active region to generate optical radiation. The third implanted region, the active region, and the second implanted region together form a lateral PIN photodiode wherein the voltage between the second and third implanted regions corresponds to the intensity of the optical radiation.

As illustrated in Fig. 9a, a preferred embodiment of this integrated optoelectronic device comprises a GaAs semi-insulating substrate 500, a first mirror 505, a first spacer 510, an active region 515, a second spacer 530, and a second mirror 535. The device further includes a first implanted region 520 having a p-type conductivity, a second implanted region 525 having a n-type conductivity, and a third implanted region 540 have a p-type conductivity.

WO 95/26051 PCT/US95/03684

- 27 -

Additionally, the device also includes contacts 545, 550, and 555 for contacting the first, second, and third implanted regions, respectively.

5

15

20

25

Fig. 9b depicts the top view of this device. Note that same elements are designated with the same numbers as in Fig. 9a.

Preferably, the first mirror is a semiconductor DBR comprising a plurality of alternating AlAs and AlGaAs layers, each of the AlAs and AlGaAs layers having a thickness of $\lambda/4n$. The first mirror is formed on the semi-insulating GaAs substrate and is undoped.

The active region comprises at least one GaAs quantum well and is interposed between the two spacers. The second mirror is formed on the second spacer. Preferably, the second mirror is a dielectric DBR comprising a plurality of alternating Si_3N_4 and SiO_2 layers. Each of the Si_3N_4 and SiO_2 layers that form the second mirror has a thickness equal to $\lambda/4n$.

The first and third implanted regions are both doped with p-type dopants to have a high doping density of $10^{18}/\mathrm{cm}^3$. The second implantation region is doped with n-type dopants such as Si. Preferably, the density of n-type dopant in the second implanted region is greater than $10^{18}/\mathrm{cm}_3$.

Note that the active region, the spacers and the mirrors are all undoped. Additionally, the three implanted regions do not overlap. Therefore, without any applied bias, the implanted regions are electrically isolated from each other. When a voltage is applied between contacts 545 and 550 in this device, a current flows from the first to the second implanted region through the active region, thereby generating optical radiation 560. The intensity of

such radiation is detected by measuring the voltage between contacts 550 and 555.

Fig. 9c is a schematic circuit diagram for 5 this device. Illustratively, a current source 565 is used for driving a laser 518 which is the VCSEL described above. A voltmeter 570 is used to measure the voltage across PIN photodiode 519 which corresponds to the voltage between contacts 550 and The voltage of the lateral PIN photodiode is utilized as a feedback signal representative of the VCSEL intensity. An alternative method of applying a reverse bias to the PIN photodiode and measuring the photocurrent of the PIN photodiode is not applicable 15 in this embodiment because the reverse bias undesirable affects the optical radiation of the VCSEL.

This device is formed by first epitaxially growing layers that form the first mirror, the active region and the spacers on a semi-insulating GaAs substrate. Next, a p-type implantation is performed to form implanted regions 520 and 540. This is followed by an n-type implantation that forms implanted region 525. The implanted wafer is then thermally annealed through a rapid thermal anneal 25 process to activate the implanted species. Subsequently, a series of alternating Si₃N₄ and SiO₂ layers are deposited and etched to form the second mirror. Contacts 545 and 555 for contacting the ptype implanted regions and contact 550 for contacting the n-type implanted region are then formed.

In an alternative to the embodiment shown in Fig. 9b, the active region is circular and the implanted regions are formed around the periphery of the active region as shown in Fig. 9d.

In another alternative embodiment, a fourth implanted region having a second type conductivity is incorporated in the embodiment of Fig. 9a. The top view of this embodiment is shown in Fig. 9e, wherein two implanted regions 550, 556 having n-type conductivity and two implanted regions 520, 555 having p-type conductivity are formed around the active region.

the device shown in Fig. 9e. In this configuration, two implanted regions are utilized for introducing a driving current to the active region of the laser, whereas the other two implanted regions are used to measure the voltage from the PIN photodiode. Thus, applying current from regions 520 to 550 generates optical radiation 560 from the laser, whereas a voltage that corresponds to the intensity of the radiation can be sensed between regions 555 and 556.

Fig. 9g shows the schematic circuit diagram for another application of this device. In this application, the two implanted regions of the same conductivity type are electrically connected to the ground potential. Two currents, I₁ and I₂ for driving the laser, are applied to other two implanted regions, respectively. In this configuration, the device can be utilized as an electro-optic logic device.

In yet another embodiment of the invention, an integrated optoelectronic device comprises a VCSEL and a vertical photodiode epitaxially formed alongside the VCSEL. The photodiode is a PIN photodiode and is isolated from the VCSEL by a surrounding implanted isolation region.

Fig. 10a depicts a top view of the preferred embodiment of the device. Illustratively, a dash line enclosed portion 649 is the top of the VCSEL, and

another dash line enclosed portion 650 is the top view of the PIN diode. Areas between the dash lines are areas of the implanted isolation region. A contact 640 is formed for contacting the top of the VCSEL, and a contact 645 is formed as the anode contact of the PIN photodiode.

A cross-sectional view of the laser taken along line A-A' of Fig. 10a is illustrated in Fig. 10b. The VCSEL comprises an n-type GaAs substrate 600, a first n-type mirror 605, an undoped first spacer 610, an undoped active region 615 comprising at least one InGaAs quantum well, an undoped second spacer 617, and a p-type second mirror 620. addition, the VCSEL further includes an implanted isolation region 625 that vertically extends from the second mirror to the first mirror. An annular current confinement region 630 is formed around the active region. By applying a current between contacts 640 and 635, an optical radiation 642 is vertically 20 emitted from the VCSEL. Additionally, the VCSEL emits a lateral optical radiation 643. Typically, the intensity of the lateral radiation 643 is much lower than the vertical radiation 642.

taken from B-B' axis of Fig. 10a. This figure shows a cross-section of the VCSEL as well as the PIN photodiode. Illustratively, PIN photodiode 650 is formed alongside VCSEL to receive lateral optical radiation 643, and it contains the same epitaxial layers as the VCSEL. Specifically, the PIN photodiode comprises n-type layers 651, undoped layers 652 and 654, and p-type layer 655. Layers 651, 652, 653, 654 and 655 are portions of the same epitaxial layers that form the first mirror, the first spacer, the active region, the second spacer, and the second mirror of

111

4

the VCSEL, respectively. The PIN photodiode is vertically surrounded by isolation region 625. A contact 645 is formed on the PIN photodiode to contact p-type layers 655.

Fig. 10d illustrates the schematic circuit diagram of the use of this device to detect laser intensity. Illustratively, a current source 641 is applied to laser contact 640 to drive the laser to emit radiation 642 along the vertical axis of the laser and radiation 643 in the lateral direction. PIN photodiode 650 is reversed biased by a voltage V. The PIN photodiode receives the lateral optical radiation and generates a photocurrent I_p which corresponds to the intensity of radiation 642.

In the preferred embodiment, the first mirror 605 is an n-type semiconductor DBR made from a plurality of alternating AlGaAs and AlAs layers, each having a thickness of λ/4n. Preferably, spacers 610 and 617 are undoped AlGaAs layers. The active region 615 contains at least one InGaAs quantum well and has an effective bandgap energy less than GaAs. Second mirror 620 is a p-type semiconductor DBR consisting of a plurality of alternating AlGaAs and AlAs layers, each having a thickness of λ/4n. Isolation region 625 is a region implanted with Ar and has high resistivity. The annular current confinement region is also an Ar-implanted region peripherally formed around the active region.

This integrated optoelectronic device is fabricated using conventional known and well-developed technologies. First, epitaxial layers forming the mirrors, spacers, and active region are grown on an n-type GaAs substrate. Next, the isolation region is defined by photolithography and ion-implantation of Ar ions. Subsequently, another Ar-implantation is

performed to form the annular current confinement region. Following the two ion implantation, a rapid thermal annealing process is employed to reduce the damage caused by the implantation. Subsequently, anode contacts for the laser and the PIN photodiode and a contact for the GaAs substrate are formed.

As will be apparent to those skilled in the art, numerous other embodiments of the invention can be devised. In particular, it should be noted that the invention may also be practical using superluminescent light emitting diodes (SLEDs) in place of VCSELS. The SLEDs may have the same structure as the VCSELs but be driven by currents below their threshold currents, or wherein the mirrors of the VCSELs are not efficient enough to produce a substantially stimulated optical radiation, i.e. laser radiation. Alternatively, all or part of one of the mirror structures may be eliminated so that lasing cannot occur.

25

30

WHAT IS CLAIMED IS:

An integrated optoelectronic device emitting optical radiation at a wavelength,
 λ, comprising:

first and second mirrors forming therebetween an optical cavity, the second mirror being an epitaxially formed distributed Bragg reflector comprising a plurality of alternating semiconductor layers of high and low indices of refraction, each layer having a thickness of $\lambda/(4n)$ where n is the index of refraction of the layer;

an active region disposed between the mirrors; and

- a photodiode formed within the second mirror, the photodiode comprising at least two of the layers that form the second mirror, said layers having bandgaps equal or smaller than the effective bandgap of the active region, the photodiode detecting the intensity of the optical radiation.
- 2. The device of claim 1 further comprising a first spacer disposed between the active region and the first mirror, a second spacer disposed between the active region and the second mirror, and a substrate disposed below the first mirror.
- 3. The device of claim 2 further comprising a first electric contact making ohmic contact to the substrate, a second electrical contact making ohmic contact to the second mirror on one side of the photodiode and a third electrical contact making ohmic contact to the second mirror on the other side of the photodiode.
- 4. The device of claim 1 characterized in that the photodiode is a PIN photodiode comprising a first region having a first conductivity type, a second non-doped region formed on the first region, and a third region having a second conductivity type formed on the second region, and each of the first, second, and third regions comprising at least one of the layers that form the second mirror.

- 5. The device of claim 1 characterized in that the photodiode is a PN photodiode comprising a first region having a first conductivity type and a second region having a second conductivity type formed on the first region, each of the first and second regions comprising at least one of the layers that form the second mirror.
- 6. The device of claim 1 characterized in that the active region comprises at least one quantum well.
- 7. The device of claim 1 characterized in that the first mirror is a semiconductor Bragg reflector comprising a plurality of semiconductor layers of alternating high and low indices of refraction, each layer having a thickness of $\lambda/(4n)$ where n is the index of refraction of the layer.
- 8. An integrated optoelectronic device comprising:
 - a substrate;
 - a surface light emitting device formed on the substrate, said device emitting an optical radiation having a wavelength, λ ; and
 - a photodiode non-epitaxially formed on the surface light emitting device,

the photodiode comprising materials having an energy bandgap equal or smaller than the energy of the optical radiation, the photodiode intercepting at least a portion of the optical radiation and generating a corresponding electrical signal.

- 9. The device of claim 8 characterized in that the photodiode is a PN photodiode comprising a first layer having a first conductivity type and a second layer having a second conductivity type formed on the first layer.
- The device of claim 9 characterized in that the first and second layers of the PN photodiode comprise polysilicon.

- 11. The device of claim 8 characterized in that the surface light emitting device is a diode.
- 12. The device of claim 11 characterized in that the surface light emitting diode comprises a first distributed Bragg reflector formed on the substrate and a PN diode for generating the optical radiation formed over the reflector.
- 13. The device of claim 8 characterized in that the surface light emitting device is a vertical cavity surface emitting laser comprising a first mirror formed on the substrate, a second mirror parallel to the first mirror and forming with the first mirror an optical cavity, and an active region disposed between the mirrors, the optical radiation substantially traversing the photodiode.
- 14. The device of claim 13 characterized in that the second mirror is a Bragg reflector comprising a plurality of epitaxially formed semiconductor layers of alternating high and low indices of refraction, each layer having a thickness of λ /(4n) where n is the index of refraction of the layer.
- 15. The device of claim 13 further comprising an isolation layer interposed between the second mirror and the photodiode.
- 16. The device of claim 15 characterized in that the isolation layer comprises SiO₂.
- 17. The device of claim 13 characterized in that the second mirror is a Bragg reflector comprising a plurality of alternating dielectric layers of high and low indices of refraction, each layer having a thickness of $\lambda/(4n)$ where n is the index of refraction of the layer.
- 18. The device of claim 17 characterized in that the alternating dielectric layers are SiO₂ and Si₃N₄ layers.

- 19. The device of claim 8 further comprising a dielectric protection layer formed on the photodiode.
- 20. An integrated optoelectronic device comprising:
 - a substrate having first and second opposing planar surfaces;
 - a surface light emitting device formed on the first surface of the substrate;
 - a photodiode formed on the second surface of the substrate, the photodiode being aligned with the surface light emitting device to receive optical radiation emitted from the surface light emitting device.
- 21. The device of claim 20 characterized in that the surface light emitting device is a vertical cavity surface emitting laser comprising a first mirror formed on the first surface of the substrate, a first spacer formed on the first mirror, an active region formed on the first spacer, and a second mirror formed on the second spacer.
- 22. The device of claim 20 further comprising a dielectric isolation layer interposed between the photodiode and the substrate.
- 23. The device of claim 20 characterized in that the photodiode is a polysilicon PN photodiode comprising a first layer of polysilicon having a first conductivity type and a second polysilicon layer having a second conductivity type formed on the first layer.
- 24. An optoelectronic device comprising:
 - a semiconductor substrate;
 - a surface light emitting device having a light-generating region formed on the substrate, at least the light-generating region forming a mesa having a substantially vertical outer surface, the surface emitting device emitting a first optical radiation substantially orthogonal to the substrate and a second optical radiation substantially parallel to the substrate; and

- a photodiode formed over the vertical outer surface of the mesa for receiving the second optical radiation and generating a corresponding electrical signal.
- 25. The device of claim 24 characterized in that the photodiode is a PN photodiode comprising a first layer having a first conductivity type formed over the outer surface of the mesa and a second layer having a second conductivity type formed on the first layer.
- 26. The device of claim 25 characterized in that the first and second layers are polysilicon.
- 27. The device of claim 24 further comprising a dielectric isolation layer interposed between the photodiode and the vertical outer surface of the mesa.
- 28. The device of claim 24 characterized in that the surface light emitting device is a diode.
- 29. The device of claim 28 characterized in that the surface light emitting diode comprises a first distributed Bragg reflector formed on the substrate and PN diode for generating the optical radiation formed over the reflector.
- 30. The device of claim 24 characterized in that the surface light emitting device is a vertical cavity surface emitting laser comprising a first mirror formed on the substrate, a second mirror parallel to the first mirror and forming with the first mirror a vertical optical cavity, and an active region disposed between the mirrors, the mesa comprising at least the active region and the second mirror.
- 31. The device of claim 30 characterized in that the active region comprises at least one quantum well.
- 32. An integrated optoelectronic device comprising:

- a semiconductor substrate having first and second planar surfaces;
- a surface light emitting device having a light generating region formed on the first surface of the substrate; and
- an implanted PN photodiode formed in the substrate at the second surface, the photodiode being aligned with the laser to receive optical radiation emitted from the laser.
- 33. The device of claim 32 characterized in that the substrate has a first conductivity type and the PN photodiode comprises the substrate and an implanted region having a second conductivity type formed in the substrate.
- 34. The device of claim 32 characterized in that the surface light emitting device is a laser comprising a first mirror formed on the first surface of the substrate, a first spacer formed on the first mirror, an active region formed on the first spacer, a second spacer formed on the active region, and a second mirror formed on the second spacer.
- 35. The device of claim 34 characterized in that the active region comprises at least one quantum well.
- 36. An integrated optoelectronic device comprising:

first and second mirrors forming therebetween an optical cavity having an axis extending between the mirrors;

an active region disposed between the mirrors;

- a first implanted region having a first conductivity type formed at the periphery of the active region;
- a second implanted region having a second conductivity type formed at the periphery of the active region; and
- a third implanted region having the first conductivity type formed at the periphery of the active region, the first, second and third implantation regions not overlapping each other.

the mirrors, active region, the first and second implanted regions together forming a lateral injection VCSEL emitting optical radiation having a wavelength, λ , in a direction substantially along the axis of the optical cavity, and

the active region and the second and third implanted regions together forming a lateral PIN photodiode whereby the optical radiation produces a corresponding voltage between the second and third implanted regions.

- 37. The device of claim 36 further comprising an undoped substrate disposed below the first mirror, an undoped first spacer disposed between the first mirror and the active region, and an undoped second spacer between the second mirror and the active region.
- 38. The device of claim 36 characterized in that the active region comprises at least one quantum well.
- 39. The device of claim 36 characterized in that the first mirror is a distributed Bragg reflector comprising a plurality of undoped semiconductor layers of alternating high and low indices of refraction, each layer having a thickness of $\lambda/(4n)$ characterized in that n is the index of refraction of the layer.
- 40. The device of claim 36 characterized in that the second mirror is a distributed Bragg reflector comprising a plurality of undoped semiconductor layers of alternating high and low indices of refraction, each layer having a thickness of λ /(4n) characterized in that n is the index of refraction of the layer.
- 41. The device of claim 36 characterized in that the second mirror is a distributed Bragg reflector comprising a plurality of dielectric layers of alternating high and low indices of refraction, each layer having a thickness of $\lambda/(4n)$ characterized in that n is the index of refraction of the layer.
- 42. An integrated optoelectronic device comprising:

first and second mirrors forming therebetween a vertical optical cavity; an active region disposed between the mirrors;

- a first implanted region having a first conductivity type formed at the periphery of the active region;
- a second implanted region having a second conductivity type formed at the periphery of the active region; and
- a third implanted region having the first conductivity type formed at the periphery of the active region;
- a fourth implanted region having the second conductivity type formed at the periphery of the active region, the first, second, third and fourth implantation regions not overlapping each other,

the mirrors, active region, the first and second implanted regions together forming a lateral injection vertical cavity surface emitting laser emitting an optical radiation having a wavelength, λ , in a direction along the optical cavity, and

the active region and the third and fourth implanted regions together forming a lateral PIN photodiode whereby the optical radiation produces a corresponding voltage between the third and fourth implanted regions.

- 43. The device of claim 42 further comprising an undoped substrate disposed below the first mirror, an undoped first spacer disposed between the first mirror and the active region, and an undoped second spacer disposed between the second mirror and the active region.
- 44. An integrated optoelectronic device comprising:
 - a substrate;
 - a first mirror formed on the substrate and having a first conductivity type;
 - a first spacer formed on the first mirror;
 - an active region formed on the first spacer;
 - a second spacer formed on the active region;

a second mirror formed on the second spacer and having a second conductivity type; and

an isolation region vertically extending from the second to the first mirror, the isolation region comprising at least portions of the second mirror, the active region and the spacers, the isolation region vertically dividing the second mirror, the active region, and the spacers into first and second portions,

the first portion being a vertical cavity surface emitting laser emitting a first optical radiation along the vertical optical cavity and the second portion being a PIN photodiode receiving a second optical radiation laterally emitted from the laser.

- 45. The device of claim 44 characterized in that the first mirror is a semiconductor distributed Bragg reflector comprising a plurality of semiconductor layers of alternating high and low indices of refraction, each layer having a thickness of $\lambda/(4n)$ characterized in that λ is the wavelength of the first optical radiation and n is the index of refraction of the layer.
- 46. The device of claim 44 characterized in that the second mirror is a semiconductor distributed Bragg reflector comprising a plurality of semiconductor layers having alternating high and low indices of refraction, each layer having a thickness of λ /(4n) characterized in that λ is the wavelength of the first optical radiation and n is the index of refraction of the layer.
- 47. The device of claim 44 characterized in that the active region comprises at least one quantum well.





FIG. 1a







FIG. 1c






FIG. 2b




FIG. 2c





FIG. 3a






FIG. 4




FIG. 5





FIG. 7a










FIG. 8












FIG. 10b




FIG. 10c




FIG. 10d

International application No.

PCT/US95/03684

IPC(G)								
Pielus SEARCHED	US CL :372/43,50,96,99; 257/82,84,85							
U.S.: 372/43,45,47,50,92,96,99; 257/82,84,85 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched letters and the following the international search (name of data base and, where practicable, search terms used) Please See Extra Sheet. C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. U.S., A, 5,216,686(HOLM ET AL.)01 June 1993, whole document 1. U.S., A, 5,216,686(HOLM ET AL.)5 August 1992, figure 1. J. J								
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) Please See Extra Sheet. C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. U.S., A, 5,216,686(HOLM ET AL.)01 June 1993, whole document U.S., A, 5,136,603(HASNAIN ET AL.)5 August 1992, figure 1. J. JP, A, 2-151084 (SUGIURA) 11 June, 1990, whole document. Y. JP, A, 1-61966(KAMIYAMA)8 March 1989, Abstract. See patent family annex. Further documents are listed in the continuation of Box C. See patent family annex. Further documents are listed in the continuation of Box C. See patent family annex. Further documents are duted documents: See patent family annex. Further documents are listed in the continuation of Box C. See patent family annex. Further documents are listed in the continuation of Box C. See patent family annex. Further documents are listed in the continuation of Box C. See patent family annex. Further documents are listed in the continuation of Box C. See patent family annex. Further documents are listed in the continuation of Box C. See patent family annex. See patent family annex. Further documents are listed in the continuation of Box C. See patent family annex. See patent family annex. See patent family annex. Further documents published on or after the international filing date to the value of patents of such as the substitute of	Minimum o	locumentation searched (classification system follow	ed by classification symbols)					
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) Please See Extra Sheet. C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. U.S., A, 5,216,686(HOLM ET AL.)01 June 1993, whole document U.S., A, 5,136,603(HASNAIN ET AL.)5 August 1992, figure 1. J. JP, A, 2-151084 (SUGIURA) 11 June, 1990, whole document. Y. JP, A, 1-61966(KAMIYAMA)8 March 1989, Abstract. Relevant to claim No. 8-11,20,22 13-18,21, 23 X. JP, A, 1-61966(KAMIYAMA)8 March 1989, Abstract. 8-11 X. Further documents are listed in the continuation of Box C. See patent family annex. Special extegering of clad documents: document width any strong deaths applications and international filling date or priority distorts claimed. To document width any strong deaths application of the description of the priority date claimed to be of particular elevance (a specifical). To document width any strong deaths application decide of another cluides or or other decomend published on the priority date claimed to be international filling date or priority decomend referring to an oral disclassing, claimed or which is not considered to large the priority date claimed to be international filling date but strong the priority date claimed to be international filling date but strong the priority date claimed to be international filling date but strong the priority date claimed to be international filling date but strong the priority date claimed to be international filling date but strong the priority date claimed to be international filling date but strong the priority date claimed to be international filling date but strong the priority date claimed to be international filling date but strong the priority date claimed to be international filling date but strong the priority date claimed to be international filling date but strong the priority date claimed to be international filling	U.S. :	372/43,45,47,50,92,96,99; 257/82,84,85	·					
Please See Extra Sheet. C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. A US, A, 5,216,686(HOLM ET AL.)01 June 1993, whole document X US, A, 5,136,603(HASNAIN ET AL.)5 August 1992, figure 1. JP, A, 2-151084 (SUGIURA) 11 June, 1990, whole document. Y JP, A, 2-151084 (SUGIURA) 11 June, 1990, whole 8-11,20,22 document. X JP, A, 1-61966(KAMIYAMADS March 1989, Abstract. X JP, A, 1-61966(KAMIYAMADS March 1989, Abstract. By Further documents are listed in the continuation of Box C. See patent family annex. See patent family annex. See patent family annex. In the document of first document for the patent set of the art which is not considered to be of patental relevance the date of the settlement of the septlement of the septlement of the continuation of the continuation of fling date. To document which may there dende on privity stain() or which is orice to straight the political on as of the facilities or wider special reason (as specifically and the septlement of particular relevance; the datined invention annot be considered to knowless the determinated be considered to knowless the determinated being obvious to a person skilled in the set invention stay between the document of particular relevance; the datined invention annot be considered to knowless the determinated being obvious to a person skilled in the set invention stay between the document of particular relevance; the datined invention annot be considered to knowless the determinated being obvious to a person skilled in the set invention stay between the document of particular relevance; the datined invention annot be considered to knowless to invention stay between the constitution and the set invention stay between the document of particular relevance; the datined invention annot be considered to knowless to invention stay between the document as invention stay between the document is between the document as invention and the set inve	Documenta	Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched						
Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. U.S., A, 5,216,686(HOLM ET AL.)01 June 1993, whole document U.S., A, 5,216,686(HOLM ET AL.)5 August 1992, figure 1. J. J								
A US, A, 5,216,686(HOLM ET AL.)01 June 1993, whole document US, A, 5,136,603(HASNAIN ET AL.)5 August 1992, figure 1. Y X JP, A, 2-151084 (SUGIURA) 11 June, 1990 , whole document. JP, A, 1-61966(KAMIYAMA) March 1989, Abstract. JP, Commissioner of cited documents: of the at which is sectoral dered to be of particular relevance or the relational filing data to stabilish the published on or fart relations or other special reason (as specifical) Commissioner of lease of the actual completion of the international filing data to the considered to involve an inventive step when the document is understood to be accused to the considered to involve an inventive step when the document is understood to be accusted to the document and the proposition of the international filing data to the considered to involve an inventive step when the document is understood to be accusted to the considered to involve an inventive step when the document in the relational step when the document in the relational step when the document in the serior of the same stable in the serior document, such combination being obvious to a present additional to the document and inventible step when the document, such combination being obvious to a present additional to the document and inventible step when the document, such combination being obvious to a present additional to the considered to involve an inventible step when the document in the serior of the same stable and the serior of the same stable a	C. DOC	UMENTS CONSIDERED TO BE RELEVANT						
See patent family annex. See patent family annex.	Category*	Citation of document, with indication, where a	ppropriate, of the relevant passages	Relevant to claim No.				
The standard published are shown to be considered to be of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published prior to the international filling date but later than the priority date chaimed. The document published priority to the international filling date but later than the p	A	US, A, 5,216,686(HOLM ET A document	L.) 01 June 1993, whole	1-7				
JP, A, 2-151084 (SUGIURA) 11 June, 1990, whole document. JP, A, 1-61966(KAMIYAMA)8 March 1989, Abstract. 13-18,21, 23		US, A, 5,136,603(HASNAIN ET AL.05 August 1992, figure 1.		8,9,11-14				
A	Y			19				
X JP, A, 1-61966(KAMIYAMA) 8 March 1989, Abstract. Special estegories of cited documents are listed in the continuation of Box C. Special estegories of cited documents of the art which is not considered to be of particular relevance: Cartier document uphiliabed on or after the international filling date of particular relevance; the claimed invention cannot be considered to entablish the publication date of another citation or other special reason (as specified) Comment referring to an oral disclosure, use, exhibition or other necess document published prior to the international filling date but later than the priority date claimed about the triban of the actual completion of the international search Date of the actual completion of the international search Date of mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3594		JP, A, 2-151084 (SUGIURA) document.	8-11,20,22					
Further documents are listed in the continuation of Box C. Special estegories of cited documents: A' document defining the general state of the art which is not considered to be of particular relevance: E' earlier document published on or after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory undertrying the invention: C' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) C' document referring to an oral disclosure, use, exhibition or other means P' document referring to an oral disclosure, use, exhibition or other means P' document referring to the international filing date but later than the priority date claimed Date of the actual completion of the international search 25 MAY 1995 Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3594 See patent family annex. Inter document published after the international filing date or priority date and not in conflict with the application but clied to undervising the international filing date or priority date and not in conflict with the application but clied to undervising the international filing date or priority date and not in conflict with the application but clied to undervising the international filing date or priority date and not in conflict with the application but clied to undervising the international filing date or priority date and not in conflict with the application but clied to undervising the international filing date or priority date and not in conflict with the speciation decounced to cannot be considered to involve an inventive step when the documents when the document is attention or other undervising the invention cannot be considered to involve an inventive step when the documents is attented in the art of the attention of the international filing date b	Y							
Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed Date of the actual completion of the international search 25 MAY 1995 Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3594	×	JP, A, 1-61966(KAMIYAMA) 8 March 1989, Abstract.						
Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed Date of the actual completion of the international search 25 MAY 1995 Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3594	W.							
"A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document published on or after the international filing date document which may throw doubts on priority claim(a) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed Date of the actual completion of the international search 25 MAY 1995 Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3594 Telephone No. 703-305-8506	X Further documents are listed in the continuation of Box C. See patent family annex.							
document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed Date of the actual completion of the international search 25 MAY 1995 Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3594 Commissioner No. 703-305-3596	"A" document defining the general state of the art which is not considered date and not in conflict with the application but cited to understand the							
special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed Date of the actual completion of the international search 25 MAY 1995 Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3594 document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is cannied with one or more other such document, such combination being obvious to a person skilled in the art document member of the same patent family Authorized officer ROBERT MCNUTT Telephone No. 703-305-3596	"E" carlier document published on or after the international filing date "X" document of particular relevance; the claimed invention cannot be considered as ovel or cannot be considered to involve an inventive step "L" document which may throw doubts on priority claim(s) or which is when the document is taken along							
being obvious to a person skilled in the art document published prior to the international filing date but later than the priority date claimed Date of the actual completion of the international search Date of mailing of the international search report 25 MAY 1995 Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3594 being obvious to a person skilled in the art document member of the same patent family Date of mailing of the international search report 12 JUL 1995 Authorized officer ROBERT MCNUTT Telephone No. 703-305-3506	special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such description or other combined with one or more other such description.							
25 MAY 1995 Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3594 12 JUL 1995 Authorized officer ROBERT MCNUTT Telephone No. 703-305-3506	being obvious to a person skilled in the art P document published prior to the international filing date but later than							
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3594 Authorized officer ROBERT MCNUTT Telephone No. 703-305-3506	Date of the actual completion of the international search Date of mailing of the international search report							
Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3594 Telephone No. 703-305-3506	25 MAY 1995 12 JUL 1995							
1 proprieto (10, 1705 505-0500	Box PCT Washington, D.C. 20231		PROBERT MCNUTT Macaliso					
form PCT/ISA/210 (second sheet)(July 1992)*			Telephone No. 703-305-5506					

International application No. PCT/US95/03684

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)					
This international report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:					
1. Claims Nos.:					
because they relate to subject matter not required to be searched by this Authority, namely:					
2. Claims Nos.:					
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:					
3. Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).					
Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)					
This International Searching Authority found multiple inventions in this international application, as follows:					
Please See Extra Sheet.					
1. W As all required additional access for a second state of the second					
1. X As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.					
2. As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.					
3. As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:					
4. No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:					
Remark on Protest The additional search fees were accompanied by the applicant's protect					
Remark on Protest The additional search fees were accompanied by the applicant's protest. X No protest accompanied the payment of additional search fees.					
Lad by Process and Payment of Booking search fees.					

International application No. PCT/US95/03684

		PCT/US95	
C (Continue	ation). DOCUMENTS CONSIDERED TO BE RELEVANT		-
Category*	Citation of document, with indication, where appropriate, of the relevan	Relevant to claim No	
Y	US, A, 5,162,878(SASAGAWA ET AL.) 10 November 1992, figure 2. column 2, lines 34-39		19
Y	US, A, 5,115,442(LEE ET AL.) 19 May 1992, figure 2		15,16,21,
Y, E	US, A, 5,331,654(JEWELL ET AL.) 19 July 1994, figure 1, column 3, lines 38-44		17,18
Y,E	US, A, 5,317,170 (PAOLI) 31 May 1994, column 11, lines 9-17.		17,18
x	JP, A, 2-150077(BITO)08 June. 1990, Abstract.		32,33
Y			34,35
Y	US, A, 4,949,350(JEWELL ET AL.) 14 August, 1990, figure 1.		34,35
x	US, A, 5,285,466(TABATABAIE) 2 February 1994, whole document.		44-47
x,e	US, A, 5,345,462(CHOQQUETTE))6 September. 1994, document.	whole	44-47
,			
		•	•.
		ļ	

Form PCT/ISA/210 (continuation of second sheet)(July 1992)*

International application No. PCT/US95/03684

B. FIELDS SEARCHED

Electronic data bases consulted (Name of data base and where practicable terms used):

APS

search terms: LED, light emitting diode, surface emitting, surface emission, vertical cavity, laser, photodiode, photodetector, light detector, radiation detector, PD, monitoring

BOX II. OBSERVATIONS WHERE UNITY OF INVENTION WAS LACKING This ISA found multiple inventions as follows:

This application contains claims directed to more than one species of the generic invention. These species are deemed to lack Unity of Invention because they are not so linked as to form a single inventive concept under PCT Rule 13.1. In order for more than one species to be examined, the appropriate additional examination fees must be paid. The species are as follows:

- I. An apparatus in figures 1a-3b.
- II. An apparatus as seen in figures 4-5.
- III. An apparatus as seen in figures 6-7b.
- IV. An apparatus as seen in figure 8.
- V. An apparatus as seen in figures 9a-9g.
- VI. An apparatus as seen in figures 10a-10d.

The claims are deemed to correspond to the species listed above in the following manner:

- I. Claims 1-7.
- II. Claims 8-23.
- III. Claims 24-31.
- IV. Claims 32-35.
- V. Claims 36-43.
- VI. Claims 44-47.

The generic invention, to which no single claim is drawn, is considered to be of a surface emitting laser with an integrated photodiode. The species listed above do not relate to a single inventive concept under PCT Rule 13.1 because, under PCT Rule 13.2, the species lack the same or corresponding special technical features for the following reasons:

Species I have the special technical features and in the special technical features for the following reasons:

Species I has the special technical feature, which is not present in the other species, of a photodiode which is integrated into one of the mirrors of the VCSEL.

Species II has the special technical feature, which is not present in the other species, of a photodiode which is integrated onto the surface of the VCSEL.

Species III has the special technical feature, which is not present in the other species, of a photodiode which is integrated onto the side of the VCSEL so as to receive radiation emitted perpendicular to the cavity axis.

Species IV has the special technical feature, which is not present in the other species, of a photodiode which is integrated into the substrate on which the VCSEL is grown.

Species V has the special technical feature, which is not present in the other species, of a photodiode which is integrated into the active region inside the laser cavity of the VCSEL.

Species VI has the special technical feature, which is not present in the other species, of a photodiode which is integrated into a divided and isolated side portion of the laser cavity and extending along the length of the cavity of the VCSEL.

THIS PAGE BLANK (USPTO)